

## DRAM in an Increasingly

## Diverse Platform





Bill Gervasi, Principal Systems Architect Wolley Inc. bilge@wolleytech.com







## How we Hit the Memory Wall

## And How We'll Get Over It

**WOLLEY** 

"Great fleas have little fleas upon their backs to bite 'em, And little fleas have lesser fleas, and so ad infinitum. And the great fleas themselves, in turn, have greater fleas to go on; While these again have greater still, and greater still, and so on." Jonathan Swift

DRAM so far has resisted revolution

Just a number of evolutionary changes

We are still using a core design >300 years old



**WOLLEL** 4 **DRAM core hasn't changed.**  $\left\| \begin{array}{c} \infty \\ \infty \end{array} \right\|$ 

The vast majority of  $\|\cdot\|_{\text{css}\#}$ **improvements have been**<br> **faster, fancier I/Os faster, fancier I/Os RASA** 



DRAM design ©1266 BCE







**WOLLEY** 

PC100 SDRAM – reference synchronous main memory<br>DDR1 – prefetch 2 bits, first main memory with a data strobe

C100 SDRAM – reference synchronous main memory<br>DDR1 – prefetch 2 bits, first main memory with a data strobe<br>DDR2 – prefetch 4 bits, differential strobes, on-die termination O SDRAM – reference synchronous main memory<br>
11 – prefetch 2 bits, first main memory with a data strobe<br>
DDR2 – prefetch 4 bits, differential strobes, on-die termination<br>
DDR3 – prefetch 8 bits, improved calibration, comma

However, has only improved 28% DDR1 – prefetch 2 bits, first<br>DDR2 – prefetch 4 bits,<br>
However,<br>
andom access time<br>
has only improved<br>28%<br>
"cuz I/O is cheaper<br>
than core

than core

reference synchronous main memory<br>
A 2 bits, first main memory with a data strobe<br>
fetch 4 bits, differential strobes, on-die termination<br>
DDR3 – prefetch 8 bits, improved calibration, command-dependent ODT<br>
DDR4 – improve main memory with a data strobe<br>
differential strobes, on-die termination<br>
tch 8 bits, improved calibration, command-dependent ODT<br>
DDR4 – improved calibration, ODT<br>
DDR5 – Prefetch 16, improved calibration, PM random access time<br> **random access time**<br> **random access time**<br> **random access time** 

es, on-die termination<br>
ved calibration, command-dependent ODT<br>
d calibration, ODT<br>
DDR5 – Prefetch 16, improved calibration, PMIC<br>
VOLLEY





#### The bad news:

The good news:

Speed improvements slowing

now extended to 9200 Mbps

DRAM per-die capacity is taking longer with each generation

Data throughput has had healthy increases

DDR5 was planned for 6400 Mbps max,

Was: quadrupling every 3 years Is: quadrupling every 12 years

#### **WOLLEY**

DDR5-4800: one clock = 208ps Burst length 16 = data packet in 3.3ns

RAS-to-CAS  $\sim$  14ns CAS-to-Data ~ 14ns DDR5-6400: one clock = 312ps Burst length 16 = data packet in 2.2ns

RAS-to-CAS  $\sim$  14ns CAS-to-Data ~ 14ns



#### Transition from DDR5-4800 (BOL) to DDR5-6400 (EOL)

31.3 ns  $\rightarrow$  30.2 ns = 3.5% improvement Random access burst



**WOLLEY** 



Why?

## Customers pay for GB and not much else matters



How do these trends affect my system design?

How do I make the most of what we have?







Remember when this simple picture described our data tiers?





#### Significant addition to the memory pyramid

- High performance
- Low power per bit
- Mid-level capacity ~ 80GB
- Heavily deployed for AI

#### Some limitations

- Silicon substrate interconnect
- Low mm distance between processor and HBM
- Very \$\$\$expensive
- Capacity cannot hold many modern data sets



## **Stay around for the** session on HBM for details















#### Memory Expansion is Not New

In the 1980s, Expanded and Extended Memory were common methods to grow the memory footprint of a PC beyond the CPU limits

Real time operating systems running on such systems had to comprehend the differences in access times



#### Memory Pooling is Also Not New

Non-Uniform Memory Architectures (NUMA) have been common ways to pool memory resources

Interconnect have been around for decades

These NUMAs created a tier of resources

- Fastest memory attached to CPU
- Slower memory one hop away
- Slowest memory two hops away

Smart software adjusted data location based on access latency







### As CPUs grew hungrier and the mean of  $\mathbb{R}^{\frac{in\text{tel}}{N\text{EON}}}$

. . . .

**NOODDD** 















Memory solutions grew deeper and more complex





int<sub>e</sub>l<br>11486



CXL Big Bang

Wide adoption of CXL allows for standardization and commoditization of expansion resources and sharing

#### Fabric Wars

Proprietary fabrics emerged for resource sharing, however lack of standardization limited the audience





CAUTION

SPEED

BUMP

MS-

# **S NVLink VS. UALink**<br>
S Hype United Tech Giants in the Al Arena<br>
What impact will NVLink & UALink have<br>
on CXL? on CXL? <sup>2</sup> S NVLink Vs. UALink<br>
Vs Hype United Tech Giants in the AI Arena<br>
What impact will NVLink & UALink have<br>
on CXL?<br>
• These links are for xPU to xPU<br>
• Not for memory expansion except NUMA<br>
• CXL type 2 may go away

- 
- Not for memory expansion except NUMA
- CXL type 2 may go away
- CXL type 3 still needed



#### Evolution of CXL since introduction

 $M \equiv$ 







#### Why Put DRAM on CXL?



 $=M\equiv$ 

Not to be rude, but what choice do you really have?

23



**LETT** 

## 5

expand beyond the data center to bring the cost down…

…and stimulate innovation







https://dl.acm.org/doi/abs/10.1145/3579371.3589051

#### CXL Unifies the Fabric

CXL is PCIe based and therefore inherits some of the features and limitations of a protocol that supports I/O or memory expansion **CXL** is PCIe based and therefore inherits some of the<br>features and limitations of a protocol that supports I/O or<br>memory expansion<br>Legacy software only had filesystems to implement<br>virtualization – DAX is assisting moveme

Legacy software only had filesystems to implement unified addressing structure, but…

…is DAX stalled with the death of Optane?

…will CXL semantics breathe new life into a unified memory model?

#### Anatomy of a CXL to DRAM Bridge



KISS: Just Do Writes and Reads

CXL is a non-deterministic protocol which allows the CXL module to operate independently

- Refresh
- Error check scrub
- Post-package repair

CXL 3+ incorporates some additional functions such as coherency

Initially, these solutions will all be proprietary This market will be inhibited until these are standardized Plug and play memory on CXL will be a hard requirement





#### It's a Brave New World with CXL Memory

CXL memory modules may be dedicated to a single processor

CXL memory modules may be allocated in chunks to different processors

CXL memory modules may be shared by multiple processors

Randomness of accesses made worse by pooling

Matrix of CPUs X Cores/CPU will make access randomness the norm













**WOLLEY** 

#### Latency Aware Software

#### Drivers, e.g., Memory Latency Checker

#### Operating systems measure the access latency of the various memory regions, categorize them



#### **MLC (Memory Latency Checker) Results**





#### Hypervisors, e.g., MemVerge

Runtime monitoring of system resource utilization and characterization of hot/warm/cold data



#### Operating System Support

Linux kernel support memory hotplug & hotremove today

Need Dynamic Capacity Driver in Linux kernel

Policy should be implemented in userspace

- o When to request memory (hotplug)
- o When to release memory (hotremove)

OS improvement to make hotplug & hotremove faster (keep region map, ...)

OS improvement to avoid memory pinning (which block hotremove)

o Linux kernel already have some of that (zone movable comes with tradeoff)





#### Focus Application: Artificial Intelligence











#### How does AI deal with memory requirements?





The industry is going through phenomenal growth in AI

Large Language Models grow from 80GB to 240GB to 1.8TB No end in sight to the hunger for more memory Tiered memory allows expansion to allow for this growth



CXL Memory







Projected growth: CXL for Automotive Solves many of the same needs as data center Allows innovative new features Allows for rapid growth of AI features







**WOLLEY** 

Today's data centers are highly optimized, finely tuned and waste almost no power



Data centers use nearly no data moved around

> **Generously** estimated as 0.00004%













On the current trajectory of energy use versus energy production,

#### THESE CROSS OVER IN 2055

EES2 program goal is 1000X improvement in energy efficiency over the next 20 years

This program is not US-centric All countries are invited to participate

This program is tied into the US CHIPS Act funding

Where are we wasting power and what can we do about it?



 $M = M$ 



Part of the looming energy crisis is fundamental inefficiencies of applications and programming languages

10<sup>-18</sup> to 10<sup>-21</sup> Python programming is many orders of magnitude less energy efficient than C programming (ChatGPT is Python-based)

> Cryptocurrency in particular consumes ≥0.8% of world energy resources already













L1: 96% hit rate, 1 cycle access L2: 95% hit rate, 25 cycles access L3: 98% hit rate, 80 cycles access

The good news: near-CPU caches do have high hit rates (reduces waste from unnecessary accesses)

By the time an access gets to the local DRAM, though, hit rates start to drop dramatically

Read hit  $\sim$ 82%



A question I have posed that CPU guys refuse to answer:

#### How much performance gain are we getting for each watt expended?

ESPECIALLY when it comes to speculative operations



Access to remote memory drops even further, especially with increased thread count Hit rate  $~65\%$ …and this is before memory pooling…

https://www.futureplus.com/blog/critical-memory-performance-metrics-for-ddr4-systems-page-hit-analysis

https://arxiv.org/pdf/2303.15375#:~:text=Meanwhile%2C%20as%20the%20block%20size%20increases%20beyond,latency%20begins %20to%20dominate%20the%20p99%20latency.







#### Where are we spending our power?

Some simplified looks:

Refresh burns >10X idle power Activate uses 11% re we spending our power?<br>
ome simplified looks:<br>
sh burns >10X idle power<br>
Activate uses 11%<br>
Precharge uses 21%



**WOLLEY** 





Simplified but realistic case of program execution and data movement



#### Each transfer takes time





The average key size (AVG-K), the standard deviation of key size (SD-K), the average value size (AVG-V), and the standard deviation of value size (SD-V) of UDB, ZippyDB, and UP2X (in bytes)





#### Typical disk block transfer size is 4KB

Average number of bytes actually used is 100





\* More if remote memory is used







EXL allows non-determinism, so power saving modes for DRAM not yet allocated may be activated or disabled based on access profiles, user configuration settings, etc.

Mode switching latency penalty need only be taken been accessed for an hour?

#### Optimizing DRAM power

Use closed page mode to avoid active standby power penalty

Use CKE & self-refresh for memory regions not used often

Use Maximum Power Saving Mode







#### Hardware can't be the only solution to optimizing power

Software needs to be part of the solution:

- Right programming language for the problem
- Compilers, not interpreters
- More efficient access mechanisms, e.g., DAX
- Use appropriate data types: not every variable needs to be FP64



Avoid unnecessary variables in matrix calculations The effects on performance can be exponentially bad

- -1 A lot of rows and
- **0** columns are one of
- +1 three values

Consider memory compression to reduce the overhead





#### Persistent memory is not just about data



#### Applications are forced to checkpoint contents periodically because of volatile DRAM



**V**OLLEY 50





Half of data center power is in the electronics

## Half is in the cooling



Any improvements made in managing power is effectively doubled by reducing cooling requirements









Thank you for your time

Any more questions?

Bill Gervasi, Principal Systems Architect **CXL Memory** Wolley Inc. bilge@wolleytech.com







